Abstract: There exists a trade-off among resolution, area and power losses in controllers of switching DC-DC converters. In this letter, a mixed-signal Boost converter topology is presented to lower the resolution requirements of ADC and DPWM. In addition, by using timemultiplexing technology, a novel multi-phase clock DPWM is proposed. Design Compiler synthesis results indict that, compared with normal 1-phase clock DPWM, chip area and power consumption of the proposed 4-phase clock DPWM is reduced by 47.0% and 54.4%, respectively. The new DPWM is realized using FPGA and applied in a prototype Boost converter. Experimental results verify the functionality of the optimized DPWM. Keywords: DPWM, time-multiplexing, Boost converter, FPGA Classification: Electron devices, circuits, and systems
Introduction
Digital control of switching DC-DC converters has been widely investigated recent years due to its advantages over analog control such as programmability, robustness to noise, lower sensitivity to parameter variations and ability to interface with digital systems. Moreover, it takes short time to market and easy to be implemented with the advanced control schemes [1] . Digital pulse width modulation (DPWM) with high frequency and high resolution is one of the major components for successful realization of digital control for the switching DC-DC converters. There exists a trade-off among control resolution, silicon area and power losses in design of DPWM controller.
Traditional DPWM is based on counters, which has the advantages of high linearity and easy implementation [2] . However, its resolution could not be very high because high resolution causes large power consumption due to the necessary high clock frequency. Compared with the counter-based DPWM, delay-line based DPWM requires lower system clock frequency and achieves much higher resolution [3] . However, as the required resolution increases, chip area becomes a limiting factor since the size of the multiplexer (MUX) grows exponentially with the number of resolution bits, which makes this kind of approach less desirable for small area and low power IC applications.
Limit-cycle is a common problem in digital controllers of DC-DC converters due to the quantization effects of analog-to-digital converter (ADC) and DPWM. In this letter, a novel mixed-signal control topology is presented to eliminate the limit-cycle effect and thus reducing the resolution requirements of ADC and DPWM. In addition, based on delay-line structure, a novel multi-phase clock DPWM is proposed, in which time-multiplexing technology is used to decrease the length of delay-line and the bit of MUX. Both simulation and experiment results show that new methods successfully reduce the chip area and power losses of the controller in the switching DC-DC converters.
The mixed-signal Boost converter is introduced in Section II. The proposed multi-phase clock DPWM is presented in Section III. Design Compiler synthesis results indict that, compared with 1-phase clock DPWM, chip area and power consumption of 4-phase clock DPWM is reduced by 47.0% and 54.4%, respectively. Simulation and experimental results based on FPGA implementation are discussed in Section IV. Finally, we make the conclusion in Section V.
Architecture of mixed-signal Boost converter
Traditionally, switching DC-DC converters have been almost exclusively controlled through analog electronics methods. It needs saw-tooth wave generator to produce the necessary duty cycle. The rise edge of saw must have high linearity, and the fall time shall be as quick as possible.
For a general digital control PWM strategy [5] , ADC transforms the feedback voltage of the DC-DC converter into digital signals. Following control logic and DPWM generator implement the digital control method. In order to avoid limit-cycle effect existed in this structure, the resolution of DPWM and ADC must be high enough. It also requires that the resolution of DPWM be higher than that of ADC [4] . It brings the problems of design complication and big chip consumption.
A Boost converter with a novel mixed-signal control strategy is presented, as shown in Fig. 1 (a) . The output voltage V out is firstly compared to a reference voltage V ref to obtain an error voltage signal e. Then an ADC converts this analog error e to a digital code d [N] . A discrete-time control law is used to create the duty cycle command. Finally, DPWM generates the driving signals for the power stage switches of DC-DC converter. In this structure, saw generator in analog controller is no longer needed. An additional error amplifier (EA) is added in the control loop, achieving feedback loop compensation. The amplification ratio of EA should be high enough to ensure an accurate control of DC-DC converter. Here, the input signal of ADC is an amplified error signal e instead of V out . The resolution requirements of ADC could be much lower than what is required in the normal digital controllers. The following PWM generator is controlled by the error signal, which is more likely an analog control strategy. This mixed-signal architecture avoids the problems of high linearity required by the analog controllers as well as the high resolution requirements of ADC and DPWM in the digital controllers. The total delay of the line is designed to match the operation period of switching DC-DC converter. The time is quantized into a number of discrete time slots, and a particular slot is selected by the digital control input d [N] . By connecting the selected slot to the R-pin of the R-S latch, the modulated PWM waveform varied with d[N] can be generated [3] . It requires the number of delay cells be proportional to the total number of quantization levels, i.e. 2 N , where N is the bit number of DPWM. It needs a 2 N to 1 MUX to select the proper cell. This structure is large area consumption when N is a large number [1] . In order to distinguish our design, we call this DPWM structure as traditional '1-phase clock DPWM'. The frequency of gclk is determined by
Where f pwm is the frequency of PWM signal, D max is the maximum duty cycle and D min is the minimal duty cycle of the converter, which is decided by the relationship between input and output voltage. clk0 is generated by clock generator, as shown in Fig. 1 (b) . The frequency of clk0 is equal to f pwm .
The delay time of node x i in Fig. 1 (b) can be calculated as
Where i = 0, 1, 2, . . . , 2 N − 1, T gclk = 1/f gclk is the period of gclk.
Multi-phase clock DPWM
Actually, multi-phase clock control strategy can be used in delay-line based DPWM, among which 2-phase clock DPWM is the simplest, as shown in Fig. 1 
(c). 2 clocks (clk0 and
Where i = 0, 1, 2, . . . , 2 N −1 − 1, T pwm = 1/f pwm is the period of PWM signal.
The proposed 4-phase clock DPWM is shown in Fig. 1 (d 
Where i = 0, 1, 2, . . . , 2 N −2 − 1. When MSB is 00, 01, 10 or 11, clk0, clk1, clk2 or clk3 is used, respectively. Because of the simplification of MUX and delay line, the area and the power dissipation can be further decreased.
A clock generator module is needed in the proposed multi-phase clock control strategy to generate multi-phase clocks. Phase-locked-loop (PLL) circuit is the common method to phase-shift a clock signal by 360 • /n to create n number of clocks. However, the drawback of PLL is its complicated implementation and corresponding area problem. For a moderate frequency DPWM controller, e.g. 100 kHz-2 MHz, counters could be utilized in the frequency division. The delay of a single inverter with an order of picosecond is small enough to achieve a 90 • phase shift by counters [5] .
Design compiler results
In order to validate the proposed multi-phase clock architectures, 7-bit DPWMs with different phase clock were designed and synthesized by Design Compiler based on the SMIC 0.18 µm standard cell library. The frequency of PWM is 1 MHz. The maximum duty cycle is 95% and the minimal duty cycle is 5%. The external oscillator frequency f gclk can be calculated as 140 MHz according to (1) . Design compiler synthesize results are shown in Table I . Compared with 1-phase clock DPWM, power losses, total standard cells and chip area of 2-phase or 4-phase clock DPWMs are greatly reduced. The chip area and power losses in 4-phase clock DPWM did not decrease significantly compared with that of 2-phase clock DPWM because more MUX and counters are needed to generate 4-phase clock. 
Implementation of the proposed DPWM based on FPGA
As an experimental verification, 7-bit DPWMs were realized by using Xilinx VirtexII PRO-XC2VP30 FPGA. The hardware description language VHDL together with the Xilinx Integrated Synthesis Environment (ISE 9.1i) was used to complete design. Behavioral and post-routing simulations were carried out.
The ISE synthesis results of different structures shows that compared with 1-phase clock DPWM, 2-phase clock DPWM and 4-phase clock DPWM can save 39.9% and 43.4% of total gate numbers, respectively, which are consistent with the IC Design Compiler results. Fig. 2 (a) and (b) show the post-routing simulation results of 2-phase and 4-phase clock DPWMs, respectively. The frequency of output DPWM signal is 1 MHz. PWM waves with different duty cycles were obtained, which meets the requirements of the controller. The measured maximum duty cycle is 95.8% and the minimal duty cycle is 5.0%, which is consistent with the requirements. Fig. 2 (c) shows one measured duty cycle output waveform of 4-phase clock DPWM based on FPGA.
A mixed-signal Boost converter is designed to verify the proposed methods. The switching frequency of the converter is 1 MHz. It produces a stable output voltage with 4.0 V from an input supply voltage range from 1.8 V to 3.3 V. The output current is 200 mA. The measured input and output waveforms of the Boost converter are shown in Fig. 2 (d) . It shows a voltage step-up conversion from 2.5 V to 4 V. Measurement results are consistent with the simulation results. The new design is suitable for small area and low power IC applications. 
Conclusions
DPWM is a key component for successful realization of practical digital control for high-frequency switching power converters. This paper presents a novel mixed-signal control loop to reduce the resolution requirements of DPWM and ADC. Multi-phase clock DPWMs are proposed to reduce the chip area and power losses of DPWM controllers. The synthesis results based on Design Compiler show that this method can greatly reduce the area and the power losses of DPWM. The same situation appeared in ISE synthesis results. The proposed DPWM controller was successfully implemented on a Boost converter interfaced with an FPGA platform. The experimental results confirm the validity of the approach.
